

DC/DC CONVERTER

BACKGROUND OF THE INVENTION

5

1. Field of the Invention

The present invention relates to a DC/DC converter.

2. Description of the Related Art

In order to reduce the size and improve the efficiency of a DC/DC converter which generates and outputs a direct current voltage, from an input direct current voltage, whose value of voltage is different from that of the input voltage, it is effective to reduce the switching loss of switching elements by using a soft switching technique, to increase the drive frequency accordingly, and by reducing the size of parts such as a smoothing reactor.

An auxiliary resonance type inverter, that is, an inverter which utilizes the soft switching technique, is widely known. In such an inverter, for example, zero voltage switching, that is, switching of a switching element in a state in which the voltage to be applied to the switching element is kept at zero, is achieved by utilizing the partial resonance of an auxiliary resonance circuit (refer to Patent document 1, for example).

An example of a configuration in which the technique according to the above-mentioned Patent document 1 has been applied to a DC/DC converter is shown in Figure 14. A DC/DC converter 101 in Figure 14 is a step-down type DC/DC converter, in which an output voltage V_{out} is smaller than an input voltage V_{in} .

The DC/DC converter 101 shown in Figure 14 comprises two input terminals 11 and 12 to which a direct current power supply, which is an output power source of the input voltage V_{in} , is connected, two main switches 1 and 2 connected in series between the input terminals 11 and 12, capacitors C1 and C2 connected in parallel to the

main switches 1 and 2, respectively, a smoothing reactor Lo, one end of which is connected to a junction M of the main switches 1 and 2, an output terminal 14 connected to the other end of the smoothing reactor Lo, an output 5 terminal 13 connected commonly together with the input terminal 12, and an output filter capacitor Cout which is connected between the output terminals 13 and 14 and which suppresses variations in the output voltage Vout generated between the output terminals 13 and 14. In 10 addition to the widely known configuration described above, the DC/DC converter 101 further comprises two middle potential generating capacitors (neutral point voltage clamp capacitor) Ca and Cb connected in series between the input terminals 11 and 12, and a resonance 15 reactor Lr, a diode Dr and a switch Sr connected in this order in series between a junction N of the capacitors Ca and Cb and the junction M of the main switches 1 and 2.

In this configuration, the main switches 1 and 2 are each composed of transistors (N-channel MOSFET) S1 and S2 and parasitic diodes D1 and D2 which exist between the drain and the source of the transistors S1 and S2, respectively, and turning-on/off of each transistor S1 and S2 corresponds to turning-on/off of the main switches 1 and 2. On the other hand, as for the input terminals 11 and 12, the input terminal 11 plays the role of the plus 20 terminal on the input side and the input terminal 12 plays the role of the minus terminal on the input side. Similarly, as for the output terminals 13 and 14, the output terminal 13 plays the role of the minus terminal 25 on the output side and the output terminal 14 plays the role of the plus terminal on the output side.

Basically, in this DC/DC converter 101, a period of time (dead time) is provided, during which both the transistors S1 and S2 are maintained off, and the two 35 transistors are turned on/off alternately and at the same time, when the transistor S1 is turned on, the electrical energy from the direct current power supply on the input

side is stored in the smoothing reactor L_0 and when the transistor S_2 is turned on, the electrical energy stored in the smoothing reactor L_0 is discharged to a load connected across the output terminals 13 and 14.

5 In this DC/DC converter 101, for example, when the transistor S_2 is turned off and the transistor S_1 is turned on (during the period of commutation from S_2 to S_1), the switch S_r is maintained on for a fixed period of time, the electrical energy is supplied from the above-10 mentioned junction N to the resonance reactor L_r , and the electrical energy stored therein is used for the resonance operation of the capacitors C_1 and C_2 and the resonance reactor L_r . After the capacitors C_1 and C_2 are discharged and charged by the resonance operation, 15 between themselves and the resonance reactor L_r , and when it seems that the voltage between the drain and the source of the transistor S_1 falls to zero, the transistor S_1 is turned on, and in this way, the zero-voltage turn-on of the transistor S_1 can be realized.

20 According to the soft switching of such an auxiliary resonance type (partial resonance type using an auxiliary resonance circuit), it is not necessary to raise the withstand voltage of each element because the resonance voltage does not exceed the input/output 25 voltage. Moreover, there is an advantage that a PWM control in which the drive period of each transistor S_1 and S_2 is maintained constant can be carried out and at the same time that designing a noise filter is easy. In other words, in the case of the full resonance instead of 30 a partial resonance, it is necessary to set the off time of the transistors S_1 and S_2 to a constant value, and change the drive period itself in order to change the duty ratio, therefore, designing an optimum noise filter is complicated, but partial resonance avoids such a 35 problem.

[Patent document 1]

Japanese Unexamined Patent Publication (Kokai)

No. 8-340676

5 In the configuration shown in Figure 14, however, it is necessary to newly generate a middle potential (neutral point voltage) which plays the role of the reference of the resonance voltage and the resonance current source, therefore, the two middle potential generating capacitors C_a and C_b are required on the input side, resulting in increase in size and cost of the circuit.

10 Moreover, in order to securely stabilize the middle potential, it is necessary to additionally provide two balancing resistors R_a and R_b in parallel to the capacitors C_a and C_b , respectively, therefore, the power efficiency is lowered because of the loss at the 15 resistors R_a and R_b .

SUMMARY OF THE INVENTION

The object of the present invention is to provide an auxiliary resonance type DC/DC converter which is compact, inexpensive and highly efficient.

20 In a DC/DC converter according to a first aspect for attaining the above-mentioned object, two main switches connected in series are turned on/off alternately and at the same time when a first main switch, which is one of the two main switches, is turned on, the electrical 25 energy from a direct current power source connected to the terminal on the input side is stored in a smoothing reactor, and when a second main switch, which is the other of the two main switches, is turned on, the electrical energy stored in the smoothing reactor is 30 discharged to a load connected to the terminal on the output side, as in a normal DC/DC converter.

Moreover, the DC/DC converter according to the first aspect is characterized in that it comprises an auxiliary resonance circuit in which a resonance reactor and an 35 auxiliary switch are connected in series and, at the same time comprises a capacitive component in parallel to both the main switches or one of them and, particularly, in

that, when the auxiliary switch is on, the electrical energy is supplied from the terminal on the output side to the resonance reactor and the electrical energy stored therein is used for the resonance operation of the 5 capacitive component and the resonance reactor.

According to the DC/DC converter of the first aspect, the need for parts such as middle potential generating capacitors and resistors can be obviated because the resonance current to the resonance reactor is 10 supplied from the output side instead of the input side as the prior art, therefore, it is possible to reduce the size and cost of the circuit. In other words, this is because the potential on the output side (the output voltage of the DC/DC converter) is controlled so as to be 15 constant by the original function of the DC/DC converter, therefore, it is possible to maintain the reference potential of the resonance voltage constant without additionally providing special parts.

Moreover, the need for the middle potential 20 stabilizing resistor (balancing resistor) can be obviated and the power loss at the resistor can be avoided, therefore, a higher efficiency can be attained.

A DC/DC converter according to a second aspect is 25 configured so that an output filter capacitor is connected to the terminal on the output side to suppress variations in the output voltage and the electrical energy, which is supplied from the terminal on the output side to the resonance reactor when the auxiliary switch is on, is supplied from the output filter capacitor in 30 the DC/DC converter of the first aspect.

According to the DC/DC converter of the second aspect, it is possible to securely supply the electrical energy to the resonance reactor even if the load to be connected to the terminal on the output side is not a 35 capacitive load (load having an electrostatic capacitance). Conversely speaking, it is possible to obviate the need for the output filter capacitor if a

load has a sufficiently large electrostatic capacitance.

5 In the DC/DC converter according to the first or second aspect, in order to achieve the zero voltage switching of the first main switch, it is necessary to provide a dead time during which both the first and the second main switches are maintained off and, at the same time, to control the auxiliary switch so as to be maintained on at least during the period from turning-off of the second main switch to turning-on of the first main switch, as described in a third aspect.

10 Particularly as described in a fourth aspect, by turning the auxiliary switch on in the period during which the second main switch is on, and at the same time by turning the auxiliary switch off in the period during 15 which the first main switch is on, and moreover, if the direction in which a current flows through the second main switch when only the second main switch is on is assumed to be the positive direction, by turning the second main switch off when the current which flows 20 through the second main switch falls to zero or becomes negative in the period during which the second main switch and the auxiliary switch are on at the same time, it is possible to boost the resonance voltage of the 25 resonance reactor and the capacitive component and the zero-voltage switching of the first main switch can be achieved without fail even if the DC/DC converter is a step-down type in which the output voltage V_{out} is equal to or lower than half the input voltage V_{in} as described in an eighth aspect, or a step-up type in which the 30 output voltage V_{out} is equal to or lower than two times the input voltage V_{in} as described in a ninth aspect, or a reversal type in which the absolute value of the output voltage V_{out} is equal to or lower than the absolute value of the input voltage V_{in} as described in a tenth aspect.

35 In order to achieve the zero-voltage turn-on switching of the first main switch in the DC/DC converter of the fourth aspect, it is necessary to follow the

procedure described in a fifth aspect. In other words, if the direction in which a current flows through the first main switch when only the first main switch is on is assumed to be the positive direction, the first main switch should be turned on when the current which flows through the first main switch becomes negative or falls to zero.

Next, a DC/DC converter according to a sixth aspect is characterized by comprising a smoothing reactor current measuring means for measuring a current i_L which flows through a smoothing reactor and by turning the second switch off when a period of time T_1 during which the second main switch and the auxiliary switch are on at the same time meets the condition of Expression 1 described in the sixth aspect in the DC/DC converter of the fourth or fifth aspect.

According to this DC/DC converter, it is possible to actively optimize the period during which the second main switch and the auxiliary switch are maintained on at the same time in accordance with the actual smoothing reactor current (in other words, a load current) i_L and as a result, it is possible to prevent the wasteful power loss from occurring in the auxiliary resonance circuit.

Next, a DC/DC converter described in a seventh aspect is characterized by comprising a smoothing reactor current measuring means for measuring the current i_L which flows through the smoothing reactor and a resonance reactor current measuring means for measuring a current i_r which flows through a resonance reactor and by turning the second main switch off when the resonance reactor current i_r meets the condition of Expression 2 described in the seventh aspect in the period during which the second main switch and the auxiliary switch are maintained on at the same time in the DC/DC converter of the fourth or fifth aspect.

According to this DC/DC converter, it is possible to optimize the period during which the second main switch

and the auxiliary switch are maintained on at the same time in accordance with the actual smoothing reactor current i_L and the resonance reactor current i_r more precisely than the case of the DC/DC converter of the 5 sixth aspect.

On the other hand, if the DC/DC converter according to any one of the first to eighth aspects is a step-down type (DC/DC converter in which the output voltage is smaller than the input voltage), by connecting an input 10 filter capacitor between the plus terminal on the input side (one of the input terminals, whose potential is higher than the other) and the plus terminal of the output filter capacitor in the present DC/DC converter, as described in an eleventh aspect, it is possible to 15 lower the withstand voltage of the input filter capacitor and also reduce the size of the input filter capacitor because the input filter capacitor and the output filter capacitor are connected in series and the output filter capacitor plays the role of the input filter capacitor 20 also.

Moreover, if the DC/DC converter according to any one of the first to seventh aspects or the ninth aspect is a step-up type (DC/DC converter in which the output voltage is larger than the input voltage), by connecting 25 an output filter capacitor between the plus terminal on the output side (one of the output terminals, whose potential is higher than the other) and the plus terminal of the input filter capacitor in the present DC/DC converter, as described in a twelfth aspect, it is 30 possible to lower the withstand voltage of the output filter capacitor and also reduce the size of the output filter capacitor because the output filter capacitor and the input filter capacitor are connected in series and the input filter capacitor plays the role of the output 35 filter capacitor also.

Next, a DC/DC converter described in a thirteenth aspect is characterized in that the auxiliary switch in

the DC/DC converter of any one of the first to twelfth aspects is a bidirectional switch capable of allowing a current to flow bidirectionally and in that the present DC/DC converter is a bidirectional type in which it is possible to reverse the input side and the output side by reversing one of the two main switches, which is to function as the first main switch, and the other main switch to function as the second main switch.

According to this DC/DC converter, it is possible to achieve soft switching using the partial resonance of the auxiliary resonance circuit even if either input/output direction is selected.

Next, in a DC/DC converter described in a fourteenth aspect, the auxiliary switch in the DC/DC converter of any one of the first to twelfth aspects is composed of two unidirectional switches capable of allowing currents to flow only in the directions opposite to each other, respectively, and at the same time by turning on one of the two unidirectional switches, a current flows only in the direction specified by the unidirectional switch turned on. Moreover, the present DC/DC converter is a bidirectional type in which it is possible to reverse the input side and the output side by reversing one of the two main switches, which is to function as the first main switch, and the other main switch to function as the second main switch, and at the same time to operate only one of the two unidirectional switches according to the input/output direction.

As in the DC/DC converter of the thirteenth aspect, even in the DC/DC converter of the fourteenth 14, it is possible to achieve soft switching using the partial resonance of the auxiliary resonance circuit regardless of the input/output direction.

Next, a DC/DC converter described in a fifteenth aspect is characterized in that the second main switch is turned on when a period of time T_2 which meets the condition of Expression 3 described in the fifteenth

aspect elapses after the first main switch is turned off in the DC/DC converter of the first to fourteenth aspects.

5 According to this DC/DC converter, it is possible to achieve the zero-voltage turn-on switching of the second main switch without fail.

10 In the DC/DC converter of any one of the first to fifteenth aspects, it is also possible to provide a capacitive component in parallel to the auxiliary resonance circuit instead of the capacitive component in parallel to the main switch, as described in a sixteenth aspect.

15 Moreover, in the DC/DC converter of any one of the first to third aspects, it is possible to compose the second main switch of only passive switches such as a flywheel diode, as described in a seventeenth aspect.

BRIEF DESCRIPTION OF THE DRAWINGS

20 Figure 1 is a circuit diagram showing the configuration of a step-down type DC/DC converter according to a first embodiment;

Fig. 2 is a time chart showing the operation of the DC/DC converter in Figure 1;

Fig. 3(a) - Fig. 3(d) are diagrams 1 illustrating the operation of the DC/DC converter in Figure 1;

25 Figs. 4(d') - Fig. 4(f) are diagrams 2 illustrating the operation of the DC/DC converter in Figure 1;

Fig. 5 is a circuit diagram showing the configuration of a reversal type DC/DC converter which is a modification of the DC/DC converter in Figure 1;

30 Fig. 6 is a circuit diagram showing the configuration of a step-up type DC/DC converter which is a modification of the DC/DC converter in Figure 1;

Fig. 7 is a time chart showing a general switching pattern of a DC/DC converter using a normal auxiliary resonance circuit;

35 Fig. 8 is a circuit diagram showing the configuration of a DC/DC converter which is the DC/DC

converter in Figure 1 modified into a bidirectional type among DC/DC converters according to a second embodiment;

5 Fig. 9 is a circuit diagram showing the configuration of a DC/DC converter which is the DC/DC converter in Figure 5 modified into a bidirectional type among the DC/DC converters according to the second embodiment;

10 Fig. 10 is a circuit diagram showing the configuration of a DC/DC converter according to a third embodiment;

Fig. 11 is a circuit diagram showing the configuration of a DC/DC converter according to a fourth embodiment;

15 Fig. 12 is a circuit diagram showing the configuration of a DC/DC converter according to a fifth embodiment;

Fig. 13 is a circuit diagram showing the configuration of a DC/DC converter according to a sixth embodiment; and

20 Fig. 14 is a diagram showing the prior art.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

The DC/DC converters in the embodiments to which the present invention has been applied are described below by using the drawings.

25 (First embodiment)

Figure 1 is a circuit diagram showing the configuration of a DC/DC converter 15 according to the first embodiment.

30 As shown in Figure 1, the DC/DC converter 15 according to the first embodiment is a step-down type DC/DC converter similar to the DC/DC converter 101 shown in Figure 14 but differs from the DC/DC converter 101 in Figure 14 in the following points (1-1) and (1-2) described below. In Figure 1, the same parts as those of the DC/DC converter 101 in Figure 14 are marked with the same symbols, therefore, no detailed description is given here.

(1-1): The two middle potential generating capacitors C_a and C_b and the resistors R_a and R_b are not provided between the input terminals 11 and 12 and, instead, an input filter capacitor C_{in} is connected.

5 The input filter capacitor C_{in} is necessary to absorb the high-frequency noises (so-called surge) from the terminal 11, but if the withstand voltage of the elements such as the main switches 1 and 2 is high enough, it can be eliminated.

10 (1-2): An auxiliary resonance circuit 10 in which the resonance reactor L_r and an auxiliary switch 3 are connected in series is provided between the junction M of the main switches 1 and 2 and the output terminal 14. The auxiliary switch 3 shuts off a current which flows in both directions when it is off and when on, it functions as a unidirectional switch which allows only a current flowing in the direction from the output terminal 14 toward the junction M, and is composed of a transistor (N-channel MOSFET) S_3 and a parasitic diode D_3 thereof in 15 the present embodiment. Because of this, turning-on/off the transistor S_3 corresponds to turning-on/off the auxiliary switch 3 in the present embodiment.

20 In this DC/DC converter 15 also, the capacitors C_1 and C_2 are connected in parallel to the main switches 1 and 2 (transistors S_1 and S_2), respectively, but it is possible to use the floating capacitance of the transistors S_1 and S_2 instead of the capacitors C_1 and C_2 for resonance in order to reduce the number of parts. It is also possible to additionally provide a new capacitor 25 in order to design the resonance frequency precisely. Moreover, although the capacitors C_1 and C_2 are connected to both the main switches 1 and 2 in the present embodiment because these capacitors play the role of snubbers to suppress noises, it is possible to connect them only to one of the main switches 1 and 2 if there is 30 no problem of noises. The capacitances of the capacitors C_1 and C_2 can be the same or different from each other.

On the other hand, it is possible to use different kinds of switching elements such as IGBT's and bipolar transistors for the transistors S1 to S3, not limited to MOSFET's.

5 The operations of the DC/DC converter 15 having the above-mentioned configuration are described below by using Figure 2 to Figure 4.

10 Figure 2 shows the timing with which a control circuit (not shown) composed of a microcomputer or the like as a main part turns on/off the transistors S1, S2 and S3, respectively, and the current or the voltage in each main element shown in Figure 1.

15 Figures 3(a)-3(d) and Figures 4(d')-4(f) are diagrams that show the current path in each period of time a to f in Figure 2, but elements through which no current flows are not shown in Figures 3(a)-3(d) and Figures 4(d')-4(f). Currents smoothed respectively in the filter capacitors C_{in} and C_{out} flow through a direct current power supply (input side direct current power supply) connected between the input terminals 11 and 12 and through an electrical load connected across the output terminals 13 and 14, but they are not shown here for simplification of the description. It is assumed that the input voltage V_{in} across the input terminals 11 and 20 12 and the output voltage V_{out} across the output terminals 13 and 14 have constant values, respectively.

25

30 In Figure 2 to Figure 4(f) and in the following description and each Expression (Expression 4 to Expression 12), "i_L" is a current (smoothing reactor current) which flows through the smoothing reactor L_o , "i_r" is a current (resonance reactor current) which flows through the resonance reactor L_r and the auxiliary switch 3, "i₁" is a current which flows through the main switch 1, "i₂" is a current which flows through the main switch 35 2, "i_{C1}" is a current which flows through the capacitor C_1 , and "i_{C2}" is a current which flows through the capacitor C_2 . The direction in which these currents i_L,

ir, il, i2, iC1 and iC2 flow is assumed to be the positive direction when they flow in the direction shown by the arrow in Figure 1.

On the other hand, in each Expression (Expression 4 to Expression 12) below, "Lr" is the inductance of the resonance reactor Lr, "C1" is the electrostatic capacitance of the capacitor C1, and "C2" is the electrostatic capacitance of the capacitor C2. In addition, in each Expression below and in the following description, "V1" is a voltage to be applied to the smoothing reactor Lo when the transistor S1 is turned on, and "V2" is a voltage to be applied to the smoothing reactor Lo when the transistor S2 is turned on. As the DC/DC converter in the first embodiment is a step-down type, "V1=Vin - Vout" and "V2=Vout" hold.

As shown in Figure 2, in the DC/DC converter 15 according to the first embodiment, the transistor S1 and the transistor S2 are turned on/off alternately and when the on-states and the off-states of the transistors S1 and S2 are switched (during the period of commutation), a dead time during which both the transistors S1 and S2 are off is provided, that is, after the transistor S2 is turned off the transistor S1 is turned on, and after the transistor S1 is turned off the transistor S2 is turned on. In the period during which the transistor S2 is on, the transistor S3 of the auxiliary switch 3 is turned on, and the transistor S3 is turned off in the period during which the transistor S1 is turned on and maintained on.

Immediately before the time t10 in Figure 2 when the transistor S3 is turned on (to be precise, the period a from turning-on the transistor S2 to turning-on the transistor S3), only the transistor S2 among the transistors S1 to S3 is on as shown in Figure 3 (a), therefore, only the flyback current il of the smoothing reactor Lo flows. In the period a during which only the transistor S2 is on, the electrical energy stored in the smoothing reactor Lo is discharged to the output side (to

be precise, a load connected across the output terminals 13 and 14), which is one of the operations of a normal DC/DC converter.

5 Next, when the transistor S3 is turned on at the time t_{10} in Figure 2, the current i_r flows through the resonance reactor L_r via the auxiliary switch 3 (D3, S3), as shown in Figure 3 (b), and the resonance reactor L_r is supplied with the electrical energy from the output terminal 14, or to be precise, from the output filter 10 capacitor C_{out} (or a load, in addition) connected across the output terminals 13 and 14.

15 The value i_0 of the resonance reactor current i_r at the time t_{11} when the transistor S2 is turned off (that is, the resonance reactor current i_r immediately before the transistor S2 is turned off) is expressed by Expression 4, therefore, the longer the period from the time t_{11} to the time t_{10} (that is, the period " $t_{11} - t_{10}=T_1$ " during which both the transistor S2 and the transistor S3 are on at the same time), the larger the 20 electrical energy (corresponding to i_0 in Expression 4) stored in the resonance reactor L_r becomes.

$$V_2=L_r i_0/(t_{11} - t_{10}) \dots \text{Expression 4}$$

25 It is desirable to set the inductance of the resonance reactor L_r to a value lower than the inductance of the smoothing reactor L_o .

30 This is because if the inductance of the resonance reactor L_r is large, the proportion of the period during which the resonance reactor current i_r flows (period between the times t_{10} and t_{11} in Figure 2 or period between the times t_{12} and t_{20} , which will be described later) to the whole of one period becomes large, therefore, the loss at the diode 3 and the transistor S3 becomes large due to the resonance reactor current i_r . In other words, if the inductance of the resonance reactor 35 L_r is large, the slope with which the resonance reactor current i_r increases or decreases becomes flatter, therefore, if i_0 in Expression 4 is increased to a value

necessary for soft switching, the power loss at the auxiliary switch 3 becomes large. Therefore, in the present embodiment, the inductance of the resonance reactor L_r is set to a value equal to or lower than one tenth the inductance of the smoothing reactor L_o .

If the transistor S_2 is turned off before the time t_{11}' (when i_2 decreases and falls to zero) in Figure 2, that is, if the period between the times t_{10} and t_{11}' is shorter than the period between the times t_{10} and t_{11} , i_0 is smaller than i_L in Expression 4 but in this case i_2 ($=i_L - i_r$) still remains positive and i_2 continues to flow through the diode D_2 until it falls to zero, therefore, i_0 becomes equal to i_L because the same state as that in which the transistor S_2 is turned off at the time t_{11}' is established. This means that even if the transistor S_2 is turned off before the time t_{11}' , the operation is the same as that when $i_0=i_L$.

Next, if the transistor S_2 is turned off at the time t_{11} in Figure 2, a resonance operation of the resonance reactor L_r and the capacitors C_1 and C_2 occurs as shown in Figure 3 (c), and the resonance reactor current i_r is distributed to the smoothing reactor current i_L and the resonance capacitor currents i_{C1} and i_{C2} . The initial value of the resonance reactor current i_r is i_0 .

At this time, because the inductance of the smoothing reactor L_o is larger enough than the inductance of the resonance reactor L_r , as described above, it is possible to regard i_L as almost constant during the period from the time when the transistor S_2 is turned off to the time when the potential difference V_r across the capacitor C_2 reaches V_{in} ($=V_1+V_2$). Therefore, the resonance reactor current i_r in this case is expressed by the following Expression 5 and the potential difference V_r across the resonance capacitor C_2 is expressed by the following Expression 6. In both Expression 5 and Expression 6, it is assumed that $t_{11}=0$ (that is, the timing with which the transistor S_2 is turned off is

taken as the original point of the time t). In addition, α and β in Expression and Expression 6 are expressed in Expression 7 and Expression 8, respectively.

$$ir=\{(i0-iL)^2+V2^2 (C1+C2)/Lr \cos(\beta t-\alpha)\}^{1/2}$$

5 ... Expression 5

$$Vr=V2+\{V2^2 +Lr(i0-iL)^2/(C1+C2)\}^{1/2} \sin(\beta t-\alpha)$$

... Expression 6

$$\alpha=\tan^{-1}(V2/(i0-iL)(C1+C2/Lr))^{1/2} \dots \text{Expression 7}$$

$$\beta=\{1/Lr(C1+C2)\}^{1/2} \dots \text{Expression 8}$$

10 According to Expression 6, the condition of the following Expression 9 is required to achieve the zero-voltage switching of the transistor S1. The right-hand side of Expression 9 corresponds to the maximum of Vr .

$$V1+V2 < V2+\{V2^2+Lr(i0-iL)^2/(C1+C2)\}^{1/2} \dots \text{Expression 9}$$

15 This is because if the condition of Expression is not met, the voltage Vr (voltage at the junction M) of the capacitor $C2$ does not exceed V_{in} ($=V1+V2$) and the potential difference V_{ds} across the transistor S1 (voltage between drain and source) does not fall to zero 20 volts.

When Expression 9 is expanded, the following Expression 10 is obtained and if the period between the times t_{10} and t_{11} in Figure 2 (that is, the period of time $T1$ during which both the transistor S2 and the 25 transistor S3 are on at the same time) is controlled so as to meet the condition of Expression 10, it is possible to achieve the zero-volt switching of the transistor S1.

$$i0 > iL+\{(C1+C2)/Lr (V1^2-V2^2)\}^{1/2} \dots \text{Expression 10}$$

30 In the present embodiment, therefore, a sensor 17 (corresponding to the smoothing reactor current measuring means) for measuring the current iL which actually flows through the smoothing reactor $L0$ and a sensor 18 (corresponding to the resonance reactor current measuring means) for measuring the current ir which actually flows 35 through the resonance reactor Lr are provided as shown by

the alternate long and short dash lines in Figure 1, and the control circuit is designed so as to turn off the transistor S2 when the current i_r detected by the sensor 18 exceeds the value of the right-hand side of Expression 10 in the period during which both the transistor S2 and the transistor S3 are on at the same time (that is, when the condition of Expression 2 described in the seventh aspect is met). In this case, i_L in the right-hand side of Expression 10 to be used is an actually measured value by the sensor 17.

Due to the above-mentioned control, it is possible to achieve the zero-voltage turn-on switching of the transistor S1, without fail, by increasing i_0 , which is the resonance reactor current i_r immediately before the transistor S2 is turned off, so as to be larger than the value of the right-hand side of Expression 10.

Even if the period of time T_1 (period between the times t_{10} and t_{11}) during which the transistors S2 and S3 are on at the same time is fixed and i_0 is also fixed, when the load is small (under a low-load condition), i_L decreases and never fails to satisfy Expression 10, therefore, even if the period of time T_1 during which the transistors S2 and S3 are on at the same time is obtained in advance as a fixed value so that the following Expression 11 derived from Expression 4 and Expression 10 (that is, the same as Expression 1 described in the first aspect, in which T_1 is described as " $t_{11} - t_{10}$ ") is satisfied even at the maximum output power, it is possible to achieve zero-voltage switching under the required output condition. When T_1 is determined in advance in designing in this way, i_L in Expression 11 can be equal to a value at the maximum output power (equal to the output current in the case of a step-down type DC/DC converter).

$$35 \quad t_{11} - t_{10} > L_r / V_2 [i_L + \{(C_1 + C_2) / L_r (V_1^2 - V_2^2)\}^{1/2}]$$

... Expression 11

The fact that i_0 does not change (is fixed) even

when the load is small means that the conduction loss at the auxiliary resonance circuit 10 does not change, therefore, if a higher efficiency is aimed at when the load is small, it is possible to design a configuration 5 in which only the sensor 17 is provided, not the sensor 18, and the transistor S2 is turned off when the period of time T_1 ($= t_{11} - t_{10}$) during which the transistors S2 and S3 are on at the same time meets the condition of Expression 11. In such a configuration, although the 10 accuracy is degraded more or less compared to the case where the two sensors 17 and 18 are provided, it is possible to actively optimize the period of time T_1 during which the transistors S2 and S3 are on at the same time and the value of i_0 in accordance with the actual 15 smoothing reactor current (load current) i_L , and prevent wasteful power loss from occurring at the auxiliary resonance circuit 10.

However, Expression 10 in itself is a condition for minimizing the switching loss of the transistor S1, as 20 described above and, therefore, there may be cases where the loss of the entire circuit is not necessarily minimized. This is because when the period of time T_1 during which the transistors S2 and S3 are on at the same time is lengthened, the effective values of i_r , i_1 and i_2 25 which flow during this period of time increase and the conduction loss of each switching element increases accordingly. Particularly when the resistance of the transistor S3 and the on-state voltage (forward drop voltage) of the diode D3 increase, this trend becomes 30 more outstanding and in this case, the loss of the entire circuit may be minimized even when the period of time T_1 during which the transistors S2 and S3 are on at the same time is a small value which does not meet Expression 10.

At the time t_{12} in Figure 2, the potential 35 difference (voltage at the junction M) V_r across the capacitor C2 reaches V_{in} and the potential difference V_{ds} across the transistor S1 falls to zero. Therefore, the

diode D1 is turned on (a forward current flows through the diode D1), no current flows through the capacitor C1, and the resonance is terminated, as shown in Figure 3 (d).

5 In the present DC/DC converter 15, the transistor S1 is maintained on while the diode D1 is on, as described above, therefore, the zero-voltage switching of the transistor S1 is achieved as shown in Figure 4 (d'). That is, the timing with which the transistor S1 is turned on 10 to achieve zero-voltage switching (t_{13} in Figure 2) can be while i_l is negative or when it falls to zero, corresponding to the period of time Δt_1 in Figure 2.

15 When a fixed time elapses after the timing with which the transistor S2 is turned off (time t_{11}) and at the same time the diode D3 is turned off and i_r is regarded as zero (time t_{20} in Figure 2), the transistor S3 is turned off.

20 Then, a state in which only the transistor S1 is on is established as shown in Figure 4 (e), and the present DC/DC converter 15 stores the electrical energy from the input side direct current power supply in the smoothing reactor L_0 , which is one of the operations of a normal DC/DC converter.

25 In the configuration of the transistor S3 and the diode D3, as the switch 3 in Figure 1, the timing with which S3 is turned off can be selected from between t_{20} and t_{21} in Figure 2. This is because the potential of the junction M is V_{in} while S1 in Figure 1 is on and after 30 t_{20} when the resonance reactor current i_r falls to zero, the diode D3 is reverse-biased, therefore, i_r falls to zero regardless of the state of S3. By the way, if the timing with which the S3 is turned off is before t_{20} , the switching loss occurs at S3 because i_r flows therethrough. After t_{21} , i_r flows when the diode D3 is 35 forward-biased, resulting in malfunctions.

If the transistor S1 is turned off at the time t_{21} in Figure 2, a current flows as shown in Figure 4 (f). In

this case also, because the inductance of the smoothing reactor L_o is larger enough than the inductance of the resonance reactor L_r , as described above, the period ("t₃₀ - t₂₁") from the timing t₂₁ with which the transistor S₁ is turned off to the time t₃₀ when the potential difference V_r across the capacitor C₂ falls to 0V (in other words, $V_{ds}=V_{in}$ holds) is negligibly small compared to the resonance period of the smoothing reactor L_o and the capacitors C₁ and C₂, and it is possible to regard i_L as constant. Therefore, the period "t₃₀ - t₂₁" from the time when the transistor S₁ is turned on to the time when V_r falls to 0V can be expressed by Expression 12 as below.

$$t_{30}-t_{21}=(C_1+C_2) (V_1+V_2)/i_L \dots \text{Expression 12}$$

If the timing with which the transistor S₂ is turned on is taken before the time t₃₀ in Figure 2, the zero-voltage switching of the transistor S₂ cannot be achieved. If the timing with which the transistor S₂ is turned on is taken far behind the time t₃₀, the conduction loss at the diode D₂ increases.

Therefore, it is desirable to take the timing for turning the transistor on after the time t₃₀, and if possible immediately after the time t₃₀.

In the present DC/DC converter 15, after the transistor S₁ is turned off and when the time expressed by the right-hand side of Expression 12 elapses (that is, when the period of time T₂ which meets the condition of Expression 3 described in the fifteenth aspect elapses), the transistor S₂ is turned on.

The operations of the present DC/DC converter 15 are described as above, and the same description can be applied to a reversal type DC/DC converter or a step-up type DC/DC converter in the same manner, as shown in Figure 5 and Figure 6, respectively.

In other words, Figure 5 is a circuit diagram showing the configuration of a reversal type DC/DC converter 19 configured based on the same design

principles as those of the DC/DC converter 15 in Figure 1, and Figure 6 is a circuit diagram showing the configuration of a step-up type DC/DC converter 21 configured based on the same design principles as those of the DC/DC converter 15 in Figure 1. In Figure 5 and Figure 6, parts which have the same role and function as those of the DC/DC converter 15 in Figure 1 are marked with the same symbols. Moreover, in the DC/DC converters 19 and 21 in Figure 5 and Figure 6, the timing for turning on/off the transistors S1 to S3 is the same as that in Figure 2 and Expression 4 to Expression 12 described above are also applicable.

As described above, V1 and V2 in Expression 4 to Expression 12 are voltages to be applied to the smoothing reactor L_0 when the transistor S1 or the transistor S2 is turned on, therefore, for each type of the DC/DC converters 15, 19 and 21, V1 and V2 can be selected from the following Table 1.

[Table 1]

	V1	V2	Conditions
Step-down type	$V_{in} - V_{out}$	V_{out}	$V_{out}/V_{in} \leq 1/2$
Reversal type	V_{in}	V_{out}	$ V_{out} / V_{in} \leq 1$
Step-up type	V_{in}	$V_{out} - V_{in}$	$V_{out}/V_{in} \leq 2$

In the reversal type DC/DC converter 19 in Figure 5, the terminal 14 plays the role not only of the plus terminal on the output side but also of the minus terminal on the input side. That is, the plus terminal on the output side and the minus terminal on the input side are integrated into the single common terminal 14. The two main switches 1 and 2 are connected in series between the terminal 11 (corresponding to the plus terminal on the input side) and the terminal 13 (corresponding to the minus terminal on the output side). The step-up type DC/DC converter 21 in Figure 6 has a configuration in which the input side and the output side are reversed (a

configuration in which the input/output direction is opposite) compared to the configuration of the step-down type DC/DC converter 15 in Figure 1, therefore, the two main switches 1 and 2 are connected in series between the 5 output terminals 13 and 14 and at the same time, the main switch 2 on the side of the output terminal 14 plays the role of the second main switch, as the main switch 2 in the DC/DC converter 15 in Figure 1, and the main switch 1 on the side of the output terminal 13 plays the role of 10 the first main switch, as the main switch 1 in the DC/DC converter 15 in Figure 1. That is, in each of the DC/DC converters 15, 19 and 21, the main switch 1 corresponds to the first main switch and the main switch 2 corresponds to the second main switch, and this is 15 applicable to the DC/DC converters in other embodiments described later. Moreover, in the DC/DC converter 21 in Figure 6, the smoothing reactor L_o and the auxiliary resonance circuit 10 are provided between the junction M of the main switches 1 and 2 and the input terminal 11, and the auxiliary switch 3 operates as a unidirectional 20 switch, when it is on, which allows only a current flowing in the direction from the junction M toward the input terminal 11. In this step-up type DC/DC converter also, however, when the transistor S3 of the auxiliary 25 switch 3 is turned on, the electrical energy is supplied to the resonance reactor L_r from the output terminal 14 via the transistor S2, as a result.

The DC/DC converter 15 in the first embodiment and the DC/DC converters 19 and 21, which are examples of its 30 modifications are described as above and the condition of the input/output voltages V_{in} and V_{out} is described below, under which it is necessary to provide a period during which the main switch 2 (S2) and the auxiliary switch 3 (S3) are on at the same time in an actual DC/DC converter, as the embodiment described above.

The condition is specified by the range in which real solutions of Expression 10, which is the condition

for zero-voltage switching to be realized, exist, that is, the range in which the value of $(V1^2 - V2^2)$ in Expression 10 is positive. " 2 " means the square.

5 The right-most column in Table 1 shows this condition expressed in terms of V_{in} and V_{out} of each type DC/DC converter.

10 In other words, the DC/DC converter which can be effectively controlled by providing a period during which the main switch 2 and the auxiliary switch 3 are on at the same time, as described above, is (1) a step-down type DC/DC converter in which the output voltage V_{out} is equal to or smaller than half the input voltage V_{in} , or (2) a reversal type DC/DC converter in which the absolute value of the output voltage V_{out} is equal to or smaller than 15 the absolute value of the input voltage V_{in} , or (3) a step-up type DC/DC converter in which the output voltage V_{out} is equal to or smaller than twice the input voltage V_{in} .

20 As for DC/DC converters other than those under the conditions in the right-most column in Table 1, it is not necessary to provide a period during which the main switch 2 and the auxiliary switch 3 are on at the same time, and zero-voltage switching can be achieved if the transistor S3 is turned on at the same time when the 25 transistor 2 is turned off and the transistor S3 is turned off at the same time when the transistor S1 is turned on, as a general switching pattern of a DC/DC converter using a normal auxiliary resonance circuit shown in Figure 7.

30 However, even in a DC/DC converter other than those under the conditions in the right-most column in Table 1, there is the possibility that zero-voltage switching cannot be achieved because of a drop in the voltage of the diode D3 or in the output voltage V_{out} , and in such a 35 case, the above-mentioned control, in which a period during which the main switch 2 and the auxiliary switch 3 are on at the same time is provided, will work

effectively.

As described above in detail, according to the DC/DC converter 15 in the first embodiment and its modifications, the DC/DC converters 19 and 21, it is possible to obviate the need for parts such as middle potential generating capacitors and resistors and to reduce the size and cost of the circuit because the resonance current is supplied to the resonance reactor L_r from the output side, not from the input side. This is because, in other words, the potential on the output side (output voltage V_{out}) is controlled so as to be constant by the original function of the DC/DC converter and therefore, it is possible to maintain the reference potential of the resonance voltage constant without 15 additionally providing special parts. Moreover, a very high efficiency can be attained because it is not necessary to provide a resistor for stabilizing the middle potential on the input side and there is no power loss thereat.

20 (Second embodiment)

Next, a bidirectional type DC/DC converter, in which the input side and the output side can be reversed, is described below as a second embodiment.

25 Figure 8 is a circuit diagram showing the configuration of a step-down-step-up type DC/DC converter 23, which is the DC/DC converter 15 in Figure 1 modified into a bidirectional type.

30 The difference in configuration between the DC/DC converter 23 in Figure 8 and the DC/DC converter 15 in Figure 1 is that in the present DC/DC converter 23, the auxiliary switch 3 in the auxiliary resonance circuit 10 is composed of two unidirectional switches which can turn on/off currents flowing in the opposite directions to each other (to be precise, a unidirectional switch composed of a transistor S_{3a} and a diode D_{3a} and another unidirectional switch composed of a transistor S_{3b} and a diode D_{3b}) and when one of the two unidirectional

switches (to be precise, one of the transistors S3a and S3b) is turned on, a current flows only in one direction determined by the unidirectional switch turned on. In other words, when the transistor S3a is turned on, a 5 current flows only in the forward direction of the diode D3a and when the transistor S3b is turned on, a current flows only in the forward direction of the diode D3b.

In Figure 8, from a hardware standpoint, those 10 corresponding to the terminals 11 to 14 in Figure 1 are referred to as terminals J1 to J4, respectively. This is because the terminals J1 and J2 corresponding to the 15 input terminals 11 and 12 in Figure 1 and the terminals J3 and J4 corresponding to the output terminals 13 and 14 in Figure 1 can play the role of both the input terminals and the output terminals in the present DC/DC converter 23.

The following description is given using the symbols 20 without brackets in Figure 8. In the present DC/DC converter 23, the transistor S1 on the terminal J1 side is turned on/off with the same timing as the transistor S1 in the DC/DC converter 15 in Figure 1 and at the same time the transistor S2 on the terminal J2 side is turned on/off with the same timing as the transistor S2 in the 25 DC/DC converter 15 in Figure 1, and moreover, in a state in which the transistor S3b is maintained off all the time, the transistor S3a is operated (turned on/off) with the same timing as the transistor S3 in the DC/DC converter 15 in Figure 1, and thus the present DC/DC converter 23 functions as a step-down type DC/DC converter in which the terminals J1 and J2 function as 30 the input terminals and the terminals J3 and J4 function as the output terminals, as that shown in Figure 1. On the contrary, the transistor S1 on the terminal J1 side is turned on/off with the same timing as the transistor S2 in the DC/DC converter 15 in Figure 1 and at the same 35 time the transistor S2 on the terminal J2 side is turned on/off with the same timing as the transistor S1 in the

DC/DC converter 15 in Figure 1, and moreover, in a state in which the transistor S3a is maintained off all the time, the transistor S3b is operated (turned on/off) with the same timing as the transistor S3 in the DC/DC converter 15 in Figure 1, and thus the present DC/DC converter 23 functions as a step-up type DC/DC converter in which the terminals J3 and J4 function as the input terminals and the terminals J1 and J2 function as the output terminals, as that shown in Figure 6.

In Figure 8, parts which have the same role and function as those of the DC/DC converters 15 and 21 shown in Figure 1 and Figure 6 are marked with the same symbols, but to be precise, each element functions as an element denoted by a symbol without brackets in the case of a step-down type in which a voltage is converted from the left side to the right side in Figure 8, and functions as an element denoted by a symbol with brackets in the case of a step-up type in which a voltage is converted from the right side to the left side in Figure 8.

Figure 9 is a circuit diagram showing the configuration of a reversal-reversal type DC/DC converter 25, which is the DC/DC converter 19 in Figure 5 modified into a bidirectional type.

The difference in configuration between the DC/DC converter 25 in Figure 9 and the DC/DC converter 19 in Figure 5 is that the present DC/DC converter 25 is a bidirectional type having two pairs of terminals therefore comprises the two terminals J2 and J4 connected commonly to each other as the terminal corresponding to the terminal 14 in Figure 5. The terminal J2 and the terminal J1 corresponding to the terminal 11 in Figure 5 make a pair and the terminal J4 and the terminal J3 corresponding to the terminal 13 in Figure 5 make a pair. Moreover, in the present DC/DC converter 25 also, as the DC/DC converter 23 in Figure 8, the auxiliary switch 3 in the auxiliary resonance circuit 10 is composed of two

unidirectional switches which can turn on/off currents flowing in the opposite directions to each other (to be precise, a unidirectional switch composed of the transistor S3a and the diode D3a and another 5 unidirectional switch composed of the transistor S3b and the diode D3b) and when one of the two unidirectional switches (S3a or S3b) is turned on, a current flows only in one direction determined by the unidirectional switch turned on.

10 The following description is given using the symbols without brackets in Figure 9. In the present DC/DC converter 25, the transistor S1 on the terminal J1 side is turned on/off with the same timing as the transistor S1 in the DC/DC converters 15 and 19 in Figure 1 and Figure 5 and at the same time the transistor S2 on the terminal J3 side is turned on/off with the same timing as the transistor S2 in the DC/DC converters 15 and 19 in Figure 1 and Figure 5, and moreover, in a state in which the transistor S3b is maintained off all the time, the 15 transistor S3a is operated (turned on/off) with the same timing as the transistor S3 in the DC/DC converters 15 and 19 in Figure 1 and Figure 5, and thus the present DC/DC converter 25 functions as a reversal type DC/DC converter in which the terminals J1 and J2 function as 20 the input terminals and the terminal J3 and J4 function as the output terminals, as that shown in Figure 5. On the contrary, the transistor S1 on the terminal J1 side is turned on/off with the same timing as the transistor S2 in the DC/DC converters 15 and 19 in Figure 1 and Figure 5 and at the same time the transistor S2 on the terminal J3 side is turned on/off with the same timing as the transistor S1 in the DC/DC converters 15 and 19 in Figure 1 and Figure 5, and moreover, in a state in which the transistor S3a is maintained off all the time, the 25 transistor S3b is operated (turned on/off) with the same timing as the transistor S3 in the DC/DC converters 15 and 19 in Figure 1 and Figure 5, and thus the present 30 35

5 DC/DC converter 25 functions as a reversal type DC/DC converter in which the terminals J3 and J4 function as the input terminals and the terminals J1 and J2 function as the output terminals (that is, a reversal type DC/DC converter the input/output direction of which is opposite to that shown in Figure 5).

10 As Figure 8 described above, in Figure 9 also, parts which have the same role and function as those of the DC/DC converters 15 and 19 shown in Figure 1 and Figure 5 are marked with the same symbols, but to be precise, each element functions as an element denoted by a symbol without brackets when a voltage is converted from the left side to the right side in Figure 9, and functions as an element denoted by a symbol with brackets when a 15 voltage is converted from the right side to the left side in Figure 9.

20 As described above, according to the DC/DC converters 23 and 25 in Figure 8 and Figure 9, it is possible to change the input/output direction and at the same time to obtain the same effects as those of the DC/DC converters 15, 19 and 21 described in the first embodiment.

25 In the description above, when a voltage is converted from the left side to the right side in Figure 8 and Figure 9, only the transistor S3a is operated and the transistor S3b is maintained off all the time, and when a voltage is converted from the right side to the left side in Figure 8 and Figure 9, only the transistor S3b is operated and the transistor S3a is maintained off all the time, and thus only one of the two unidirectional switches is operated according to the input/output 30 direction.

35 According to this method, even if the timing with which the transistor S3a or S3b is turned off is slightly delayed from the time t_{20} , zero-voltage switching while the transistor is off can be realized and the switching loss can be reduced, but the conduction loss at the diode

increases because a current flows through the diodes Da3 or D3b.

5 Therefore, as a second method, it is recommended to turn on/off the transistor S3a and the transistor S3b at the same time regardless of the input/output direction.

In this case, the auxiliary switch 3 works as a bidirectional switch which can allow a current to flow bidirectionally.

10 According to the second method, it is possible to suppress the conduction loss at the diodes D3a and D3b because no current flows through the diode D3a and D3b. However, if the timing with which the transistors S3a and S3b are turned on shifts slightly forward or backward, zero-voltage switching cannot be achieved and the 15 switching loss at the transistors S3a and S3b increases.

On the other hand, in order to achieve the zero-voltage switching of the transistor in both the directions of input/output, it is necessary to adjust the period between the times t_{10} and t_{11} so that Expression 20 10 is met in both the directions. However, if the condition on the voltage ratio in the right-most column in Table 1 is met for one of the input/output directions, the condition is not met for the opposite input/output direction, therefore, the period between times t_{10} and 25 t_{11} in Figure 2 needs to be adjusted so as to meet Expression 10 for only one of the input/output directions.

30 The DC/DC converters 23 and 25 in Figure 8 and Figure 9 can also be used as a unidirectional type DC/DC converter.

For example, when a voltage is converted from the left side to the right side in Figure 8 and Figure 9, if the transistor S3b is turned on during the period between the times t_{21} and t_{30} in Figure 2 and the potential 35 difference V_{ds} across the transistor S1 is positively made to become V_{in} by charging the capacitor C_1 , the zero-voltage turn-on switching of the transistor S2 due

to such a resonance can be realized. In other words, even when the DC/DC converters 23 and 25 are used as a unidirectional DC/DC converter as in Figure 1 and Figure 5, the zero-voltage switching of S2 during the period of 5 commutation from S1 to S2 can be realized by using the transistor S3b.

(Third embodiment)

Figure 10 is a circuit diagram showing the configuration of a DC/DC converter 27 according to the 10 third embodiment. In Figure 10, the same parts as those of the DC/DC converter 15 in Figure 1 are marked with the same symbols, therefore, no detailed description is given here.

The DC/DC converter 27 according to the third 15 embodiment differs from the step-down type DC/DC converter 15 in Figure 1 in the following point.

In the present DC/DC converter 27, the input filter capacitor Cin is connected between the input terminal 11 (corresponding to the plus terminal on the input side) 20 and the plus terminal of the output filter capacitor Cout (that is, the output terminal 14 corresponding to the plus terminal on the output side), instead of between the input terminals 11 and 12.

According to the present DC/DC converter 27, the 25 input filter capacitor Cin and the output filter capacitor Cout are connected in series and the output filter capacitor Cout can play the role of the input filter capacitor Cin, therefore, it is possible to lower the withstand voltage of the input filter capacitor Cin and reduce the size of the capacitor Cin accordingly.

At first glance, it can be said that in the present DC/DC converter 27, as the DC/DC converter 101 in Figure 14, the two capacitors Cin and Cout are connected in series between the input terminals 11 and 12 and the 35 resonance current is supplied to the auxiliary resonance circuit 10 from the junction N of the capacitors Cin and Cout. In the present DC/DC converter 27, however, because

the junction N is connected to the output terminal 14, the resonance current is supplied, as a matter of course, to the auxiliary resonance circuit 10 from the output terminal 14 whose voltage is constant, as the DC/DC converter 15 in Figure 1, therefore it is not necessary to additionally provide parts such as middle potential generating capacitors and resistors.

(Fourth embodiment)

Figure 11 is a circuit diagram showing the configuration of a DC/DC converter 29 according to the fourth embodiment. In Figure 11, the same parts as those of the DC/DC converter 21 in Figure 6 are marked with the same symbols, therefore, no detailed description is given here.

The DC/DC converter 29 according to the fourth embodiment differs from the step-up type DC/DC converter 21 in Figure 6 in the following point.

In the present DC/DC converter 29, the output filter capacitor Cout is connected between the output terminal 14 (corresponding to the plus terminal on the output side) and the plus terminal of the input filter capacitor Cin (that is, the input terminal 11 corresponding to the plus terminal on the input side), instead of between the output terminals 13 and 14.

According to the present DC/DC converter 29, the output filter capacitor Cout and the input filter capacitor Cin are connected in series and the input filter capacitor Cin can play the role of the output filter capacitor Cout, therefore, it is possible to lower the withstand voltage of the output filter capacitor Cout and reduce the size of the capacitor Cout accordingly.

(Fifth embodiment)

Figure 12 is a circuit diagram showing the configuration of a DC/DC converter 31 according to the fifth embodiment. In Figure 12, the same parts as those of the DC/DC converter 15 are marked with the same symbols, therefore, no detailed description is given

here.

5 The DC/DC converter 31 according to the fifth embodiment is configured by eliminating the capacitors C1 and C2 for resonance and by providing the capacitor C3 (corresponding to the capacitive component in the sixteenth aspect) instead in the DC/DC converter 15 in Figure 1.

10 According to the present DC/DC converter 31, the capacitor C3 is required to have only a withstand voltage of the output voltage V_{out} or " $V_{in} - V_{out}$ ", which is larger, while the capacitor C1 and the capacitor C2 in Figure 1 need to have a withstand voltage higher than V_{in} , therefore, there is an advantage that the capacitor C3 can be reduced in size.

15 The configuration according to the fifth embodiment can be similarly applied to each DC/DC converter other than that shown in Figure 1.

(Sixth embodiment)

20 Figure 13 is a circuit diagram showing the configuration of a DC/DC converter 33 according to the sixth embodiment. In Figure 13, the same parts as those of the DC/DC converter 15 in Figure 15 are marked with the same symbols, therefore, a detailed description is not given here.

25 The DC/DC converter 33 according to the sixth embodiment is configured by making up the main switch 2 only of the diode D2 (corresponding to the passive switch in the seventeenth aspect) and by allowing the flywheel current to flow through the diode D2 in the DC/DC converter 15 in Figure 15. In this configuration, it is possible to reduce the cost by eliminating the transistor (MOSFET) S2 as an active switch.

30 Although zero-voltage switching cannot be realized under the condition in the right-most column in Table 1 in the sixth embodiment, the switching loss can be reduced by a certain amount because the auxiliary resonance circuit 10 operates. Moreover, the

configuration according to the sixth embodiment can be applied to a DC/DC converter of step-down type, step-up type and reversal type but not to a bidirectional type.

5 The embodiments of the present invention are described as above, but it is needless to say that the present invention can have various embodiments.

10 For example, in each DC/DC converter described above, in a case where a capacitive load is connected to the output side, such as when the DC/DC converter is used for charging a battery, the output filter capacitor C_{out} can be eliminated because the output voltage V_{out} is stabilized by a capacitive load such as a battery.